

National
Semiconductor™

Surface Mount Transistors

Discrete POWER & Signal
Technologies

NPN Saturated Switches

Device No. (SOT-23 Mark)	Case Style	V _{CE0} (V) Min	V _{EB0} (V) Min	I _{CEO} (nA) @ Max	V _{CB} (V) Max	h _{FE} Min	h _{FE} Max	I _C (mA) & V _{CE} (V)	V _{CE(SAT)} (V) & V _{BE(SAT)} (V) @ Max	I _C (mA) @ I _B = $\frac{I_C}{10}$	C _{ob} (pF) Max	f _T (MHz) @ Min	I _C (mA)	t _{off} (ns) Max	Test Conditions	Process No.
MMBT2369 (1J)	TO-236 (49)	40	15	400	20	20	40	100	0.25	0.85	4	500	10	18	(Note 1)	21
MMBT2369A (1S)	TO-236 (49)	40	15	400	20	20	30	100	0.2	0.85	4	500	10	18	(Note 1)	21 (5-24)
MMMQ2369	SO-16 (S3)	40	15	400	20	20	30	100	0.2	0.85	4	500	10			21 (5-24)
MMMQ3725	SO-16 (S3)	60	40	1700	60	25	30	1A	0.25	0.76	10	300	50			25 (5-59)

TEST CONDITIONS

Note 1: V_{CC} = 3V, I_C = 10 mA, I_B¹ = 3 mA, I_E² = 1.5 mA.Note 2: V_{CC} = 10V, I_C = 300 mA, I_B¹ = I_E² = 30 mA.Note 3: V_{CC} = 30V, I_C = 500 mA, I_B¹ = I_E² = 50 mA.NOTE: National preferred device for each process in **bold**. Number shown in parentheses indicates location (section-page) of device datasheet.