











LF198-N, LF298, LF398-N LF198A-N, LF398A-N

SNOSBI3C -JULY 2000-REVISED OCTOBER 2018

LFx98x Monolithic Sample-and-Hold Circuits


1 Features

- Operates from ±5-V to ±18-V Supplies
- Less than 10-μs Acquisition Time
- · Logic Input Compatible With TTL, PMOS, CMOS
- 0.5-mV Typical Hold Step at Ch = 0.01 μF
- · Low Input Offset
- 0.002% Gain Accuracy
- · Low Output Noise in Hold Mode
- Input Characteristics Do Not Change During Hold Mode
- · High Supply Rejection Ratio in Sample or Hold
- Wide Bandwidth
- Space Qualified, JM38510

2 Applications

- · Ramp Generators With Variable Reset Level
- Integrators With Programmable Reset Level
- Synchronous Correlators
- · 2-Channel Switches
- DC and AC Zeroing
- Staircase Generators

Typical Connection



B Description

The LFx98x devices are monolithic sample-and-hold circuits that use BI-FET technology to obtain ultrahigh DC accuracy with fast acquisition of signal and low droop rate. Operating as a unity-gain follower, DC gain accuracy is 0.002% typical and acquisition time is as low as 6 μs to 0.01%. A bipolar input stage is used to achieve low offset voltage and wide bandwidth. Input offset adjust is accomplished with a single pin and does not degrade input offset drift. The wide bandwidth allows the LFx98x to be included inside the feedback loop of 1-MHz operational amplifiers without having stability problems. Input impedance of $10^{10}~\Omega$ allows high-source impedances to be used without degrading accuracy.

P-channel junction FETs are combined with bipolar devices in the output amplifier to give droop rates as low as 5 mV/min with a 1-µF hold capacitor. The JFETs have much lower noise than MOS devices used in previous designs and do not exhibit high temperature instabilities. The overall design ensures no feedthrough from input to output in the hold mode, even for input signals equal to the supply voltages.

Logic inputs on the LFx98x are fully differential with low input current, allowing for direct connection to TTL, PMOS, and CMOS. Differential threshold is 1.4 V. The LFx98x will operate from ±5-V to ±18-V supplies.

An A version is available with tightened electrical specifications.

Device Information⁽¹⁾

PART NUMBER	ART NUMBER PACKAGE		
LF298, LF398-N	SOIC (14)	8.65 mm × 3.91 mm	
LFx98x	TO-99 (8)	9.08 mm × 9.08 mm	
LF398-N	PDIP (8)	9.81 mm × 6.35 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Acquisition Time






Table of Contents

1	Features 1	8.1 Overview	14
2	Applications 1	8.2 Functional Block Diagram	14
3	Description 1	8.3 Feature Description	14
4	Revision History2	8.4 Device Functional Modes	14
5	Pin Configuration and Functions	9 Application and Implementation	15
6	Specifications4	9.1 Application Information	
•	6.1 Absolute Maximum Ratings	9.2 Typical Applications	17
	6.2 Recommended Operating Conditions	10 Power Supply Recommendations	26
	6.3 Thermal Information	11 Layout	<mark>27</mark>
	6.4 Electrical Characteristics, LF198-N and LF298 5	11.1 Layout Guidelines	
	6.5 Electrical Characteristics, LF198A-N	11.2 Layout Example	27
	6.6 Electrical Characteristics, LF398-N7	12 Device and Documentation Support	<mark>2</mark> 8
	6.7 Electrical Characteristics, LF398A-N (OBSOLETE) . 8	12.1 Device Support	28
	6.8 Typical Characteristics9	12.2 Related Links	28
7	Parameter Measurement Information 12	12.3 Community Resources	28
•	7.1 TTL and CMOS 3 V \leq V _{LOGIC} (Hi State) \leq 7 V 12	12.4 Trademarks	28
	7.2 CMOS 7 V \leq V _{1 OGIC} (Hi State) \leq 15 V	12.5 Electrostatic Discharge Caution	28
	7.3 Operational Amplifier Drive	12.6 Glossary	29
8	Detailed Description	13 Mechanical, Packaging, and Orderable Information	29

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision B (October 2015) to Revision C	Page
•	Updated Device Information and Pin Functions tables	1
•	Separated <i>Electrical Characteristics</i> into four tables: LF198-N and LF298; LF198A-N; LF398-N; and LF398A-N (OBSOLETE)	5
_		
С	hanges from Revision A (July 2000) to Revision B	Page



5 Pin Configuration and Functions





A military RETS electrical test specification is available on request. The LF198-N may also be procured to Standard Military Drawing #5962-8760801GA or to MIL-STD-38510 part ID JM38510/12501SGA.

Pin Functions

PIN						
NAME	LF298, LF398-N	LFx98x	LF398-N	TYPE ⁽¹⁾	DESCRIPTION	
NAIVIE	SOIC-14	TO-99	PDIP-8			
V ⁺	12	1	1	Ρ	Positive supply	
OFFSET ADJUST	14	2	2	Α	DC offset compensation pin	
INPUT	1	3	3	Α	Analog Input	
V ⁻	3	4	4	Р	Negative supply	
OUTPUT	7	5	5	0	Output	
C _h	8	6	6	Α	Hold capacitor	
LOGIC REFERENCE	10	7	7	_	Reference for LOGIC input	
LOGIC	11	8	8	1	Logic input for Sample and Hold modes	
NC	2, 4, 5, 6, 9, 13	_	_	NA	No connect	

(1) P = Power, G = Ground, I = Input, O = Output, A = Analog



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)(2)

		MIN	MAX	UNIT
Supply voltage			±18	V
Power dissipation	(Package limitation, see ⁽³⁾)		500	mW
	LF198-N, LF198A-N	-55	125	°C
Operating ambient temperature	LF298	-25	85	°C
	LF398-N, LF398A-N	0	70	°C
Input voltage			±18	V
Logic-to-logic reference differential voltage (see ⁽⁴⁾)		7	-30	V
Output short circuit duration		Inde	finite	
Hold capacitor short circuit duration			10	sec
	H package (soldering, 10 sec.)		260	°C
I and town out we	N package (soldering, 10 sec.)		260	°C
Lead temperature	M package: vapor phase (60 sec.)		215	°C
	Infrared (15 sec.)		220	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.

6.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
	Supply voltage			±15	V
T _J Ambient temperature		LF198-N, LF198A-N	– 55	125	
	LF298	-25	85	°C	
		LF398-N, LF398A-N	0	70	

6.3 Thermal Information

		LF398-N	LF298, LF398-N	LFx98x	
	THERMAL METRIC (1)	P (PDIP)	D (SOIC)	LMC (TO-99)	UNIT
		8 PINS	14 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	48.9	80.6	85 ⁽²⁾	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	37.3	38.1	20	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	26.2	35.4	_	°C/W
ΨЈТ	Junction-to-top characterization parameter	14.3	5.8	_	°C/W
ΨЈВ	Junction-to-board characterization parameter	26.0	35.1	_	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

(2) Board mount in 400 LF/min air flow.

⁽³⁾ The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX}, R_{θJA}, and the ambient temperature, T_A. The maximum allowable power dissipation at any temperature is P_D = (T_{JMAX} - T_A) / R_{θJA}, or the number given in the Absolute Maximum Ratings, whichever is lower. The maximum junction temperature, T_{JMAX}, for the LF198-N and LF198A-N is 150°C; for the LF298, 115°C; and for the LF398-N and LF398A-N, 100°C.

⁽⁴⁾ Although the differential voltage may not exceed the limits given, the common-mode voltage on the logic pins may be equal to the supply voltages without causing damage to the circuit. For proper logic operation, however, one of the logic pins must always be at least 2 V below the positive supply and 3 V above the negative supply.



6.4 Electrical Characteristics, LF198-N and LF298

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
land the office the section (1)	T _J = 25°C		1	3	mV
Input offset voltage ⁽¹⁾	Full temperature range			5	mV
Input bing ourrent(1)	T _J = 25°C		5	25	nA
Input bias current ⁽¹⁾	Full temperature range			75	nΑ
Input impedance	T _J = 25°C		10		$G\Omega$
Coin amon	$T_J = 25^{\circ}C, R_L = 10 \text{ k}$		0.002%	0.005%	
Gain error	Full temperature range			0.02%	
Feedthrough attenuation ratio at 1 kHz	$T_J = 25^{\circ}C, C_h = 0.01 \mu F$	86	96		dB
O. to . t : do	T _J = 25°C, "HOLD" mode		0.5	2	Ω
Output impedance	Full temperature range			4	Ω
HOLD step ⁽²⁾	$T_J = 25^{\circ}C$, $C_h = 0.01 \mu F$, $V_{OUT} = 0$		0.5	2	mV
Supply current ⁽¹⁾	T _J ≥ 25°C		4.5	5.5	mA
Logic and logic reference input current	T _J = 25°C		2	10	μΑ
Leakage current into hold capacitor ⁽¹⁾	$T_J = 25$ °C, hold mode ⁽³⁾		30	100	pА
Acquisition times to 0.40/	$\Delta V_{OUT} = 10 \text{ V, } C_{h} = 1000 \text{ pF}$		4		μs
Acquisition time to 0.1%	$C_{H} = 0.01 \mu F$		20		μs
Hold capacitor charging current	$V_{IN} - V_{OUT} = 2 V$		5		mA
Supply voltage rejection ratio	V _{OUT} = 0	80	110		dB
Differential logic threshold	T _J = 25°C	0.8	1.4	2.4	V

 ⁽¹⁾ These parameters ensured over a supply voltage range of ±5 to ±18 V, and an input range of −V_S + 3.5 V ≤ V_{IN} ≤ +V_S − 3.5 V.
 (2) Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1 pF, for instance, will create an additional 0.5-mV step with a 5-V logic swing and a 0.01-µF hold capacitor. Magnitude of the hold step is inversely proportional to hold

Leakage current is measured at a junction temperature of 25°C. The effects of junction temperature rise due to power dissipation or elevated ambient can be calculated by doubling the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over full input signal range.



6.5 Electrical Characteristics, LF198A-N

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input offset voltage ⁽¹⁾	T _J = 25°C		1	1	mV
input offset voltage (*)	Full temperature range			2	mV
In	T _J = 25°C		5	25	nA
Input bias current ⁽¹⁾	Full temperature range			75	nA
Input impedance	T _J = 25°C		10		GΩ
	T _J = 25°C, R _L = 10 k		0.002%	0.005%	
Gain error	Full temperature range			0.01%	
Feedthrough attenuation ratio at 1 kHz	$T_J = 25^{\circ}\text{C}, C_h = 0.01 \mu\text{F}$	86	96		dB
Output impedance	T _J = 25°C, "HOLD" mode		0.5	1	Ω
	Full temperature range			4	Ω
HOLD step ⁽²⁾	$T_J = 25^{\circ}C, C_h = 0.01 \mu F, V_{OUT} = 0$		0.5	1	mV
Supply current ⁽¹⁾	T _J ≥ 25°C		4.5	5.5	mA
Logic and logic reference input current	T _J = 25°C		2	10	μA
Leakage current into hold capacitor ⁽¹⁾	$T_J = 25$ °C, hold mode ⁽³⁾		30	100	pА
Ai-id	$\Delta V_{OUT} = 10 \text{ V, } C_{h} = 1000 \text{ pF}$		4	6	μs
Acquisition time to 0.1%	C _H = 0.01 μF		20	25	μs
Hold capacitor charging current	V _{IN} – V _{OUT} = 2 V		5		mA
Supply voltage rejection ratio	V _{OUT} = 0	90	110		dB
Differential logic threshold	T _J = 25°C	0.8	1.4	2.4	V

These parameters ensured over a supply voltage range of ± 5 to ± 18 V, and an input range of $-V_S + 3.5$ V $\leq V_{IN} \leq +V_S - 3.5$ V. Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1 pF, for instance, will create an additional 0.5-mV step with a 5-V logic swing and a 0.01-µF hold capacitor. Magnitude of the hold step is inversely proportional to hold

Leakage current is measured at a junction temperature of 25°C. The effects of junction temperature rise due to power dissipation or elevated ambient can be calculated by doubling the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over full input signal range.



6.6 Electrical Characteristics, LF398-N

TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _J = 25°C		2	7	mV
Full temperature range			10	mV
T _J = 25°C		10	50	nA
Full temperature range			100	nΑ
T _J = 25°C		10		$G\Omega$
$T_J = 25^{\circ}C, R_L = 10 \text{ k}$		0.004%	0.01%	
Full temperature range			0.02%	
T _J = 25°C, C _h = 0.01 μF	80	90		dB
T _J = 25°C, "HOLD" mode		0.5	4	Ω
Full temperature range			6	Ω
$T_J = 25^{\circ}C, C_h = 0.01 \mu F, V_{OUT} = 0$		1	2.5	mV
T _J ≥ 25°C		4.5	6.5	mA
T _J = 25°C		2	10	μΑ
T _J = 25°C, hold mode ⁽³⁾		30	200	pА
$\Delta V_{OUT} = 10 \text{ V, } C_{h} = 1000 \text{ pF}$		4		μs
C _H = 0.01 μF		20		μs
V _{IN} – V _{OUT} = 2 V		5		mA
V _{OUT} = 0	80	110		dB
T _J = 25°C	0.8	1.4	2.4	V
	$\begin{split} T_J &= 25^{\circ}\text{C} \\ \text{Full temperature range} \\ T_J &= 25^{\circ}\text{C} \\ \text{Full temperature range} \\ T_J &= 25^{\circ}\text{C} \\ \text{Full temperature range} \\ T_J &= 25^{\circ}\text{C} \\ T_J &= 25^{\circ}\text{C}, \ R_L &= 10 \ \text{k} \\ \text{Full temperature range} \\ T_J &= 25^{\circ}\text{C}, \ C_h &= 0.01 \ \mu\text{F} \\ T_J &= 25^{\circ}\text{C}, \ \text{"HOLD" mode} \\ \text{Full temperature range} \\ T_J &= 25^{\circ}\text{C}, \ C_h &= 0.01 \ \mu\text{F}, \ V_{OUT} &= 0 \\ T_J &= 25^{\circ}\text{C}, \ C_h &= 0.01 \ \mu\text{F}, \ V_{OUT} &= 0 \\ \hline T_J &= 25^{\circ}\text{C}, \ \text{hold mode}^{(3)} \\ \Delta V_{OUT} &= 10 \ \text{V}, \ C_h &= 1000 \ \text{pF} \\ \hline C_H &= 0.01 \ \mu\text{F} \\ \hline V_{IN} &= V_{OUT} &= 2 \ \text{V} \\ \hline V_{OUT} &= 0 \\ \end{split}$	$T_{J} = 25^{\circ}C$ Full temperature range $T_{J} = 25^{\circ}C$ Full temperature range $T_{J} = 25^{\circ}C$ Full temperature range $T_{J} = 25^{\circ}C, R_{L} = 10 \text{ k}$ Full temperature range $T_{J} = 25^{\circ}C, C_{h} = 0.01 \mu\text{F}$ 80 $T_{J} = 25^{\circ}C, C_{h} = 0.01 \mu\text{F}$ 80 Full temperature range $T_{J} = 25^{\circ}C, C_{h} = 0.01 \mu\text{F}, V_{OUT} = 0$ $T_{J} = 25^{\circ}C, C_{h} = 0.01 \mu\text{F}, V_{OUT} = 0$ $T_{J} \ge 25^{\circ}C$ $T_{J} = 25^{\circ}C$ $T_{J} = 25^{\circ}C, \text{ hold mode}^{(3)}$ $\Delta V_{OUT} = 10 V, C_{h} = 1000 p\text{F}$ $C_{H} = 0.01 \mu\text{F}$ $V_{IN} - V_{OUT} = 2 V$ $V_{OUT} = 0$ 80	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

 ⁽¹⁾ These parameters ensured over a supply voltage range of ±5 to ±18 V, and an input range of −V_S + 3.5 V ≤ V_{IN} ≤ +V_S − 3.5 V.
 (2) Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1 pF, for instance, will create an additional 0.5-mV step with a 5-V logic swing and a 0.01-µF hold capacitor. Magnitude of the hold step is inversely proportional to hold

Leakage current is measured at a junction temperature of 25°C. The effects of junction temperature rise due to power dissipation or elevated ambient can be calculated by doubling the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over full input signal range.



6.7 Electrical Characteristics, LF398A-N (OBSOLETE)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input offset voltage ⁽¹⁾	T _J = 25°C		2	2	mV
input offset voltage (*)	Full temperature range			3	mV
Input bigg gumant(1)	T _J = 25°C		10	25	nΑ
Input bias current ⁽¹⁾	Full temperature range			50	nΑ
Input impedance	T _J = 25°C		10		$G\Omega$
Cain arman	$T_J = 25^{\circ}C, R_L = 10 \text{ k}$		0.004%	0.005%	
Gain error	Full temperature range			0.01%	
Feedthrough attenuation ratio at 1 kHz	$T_J = 25^{\circ}C, C_h = 0.01 \mu F$	86	90		dB
O. to . t i d	T _J = 25°C, "HOLD" mode		0.5	1	Ω
Output impedance	Full temperature range			6	Ω
HOLD step ⁽²⁾	$T_J = 25^{\circ}C$, $C_h = 0.01 \ \mu F$, $V_{OUT} = 0$		1	1	mV
Supply current ⁽¹⁾	T _J ≥ 25°C		4.5	6.5	mA
Logic and logic reference input current	T _J = 25°C		2	10	μΑ
Leakage current into hold capacitor ⁽¹⁾	$T_J = 25^{\circ}C$, hold mode ⁽³⁾		30	100	pА
Ai-iki ki k Q 40/	$\Delta V_{OUT} = 10 \text{ V, C}_{h} = 1000 \text{ pF}$		4	6	μs
Acquisition time to 0.1%	C _H = 0.01 μF		20	25	μs
Hold capacitor charging current	V _{IN} – V _{OUT} = 2 V		5		mA
Supply voltage rejection ratio	V _{OUT} = 0	90	110		dB
Differential logic threshold	T _J = 25°C	0.8	1.4	2.4	V

These parameters ensured over a supply voltage range of ± 5 to ± 18 V, and an input range of $-V_S + 3.5$ V $\leq V_{IN} \leq +V_S - 3.5$ V. Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1 pF, for instance, will create an additional 0.5-mV step with a 5-V logic swing and a 0.01-µF hold capacitor. Magnitude of the hold step is inversely proportional to hold

Leakage current is measured at a junction temperature of 25°C. The effects of junction temperature rise due to power dissipation or elevated ambient can be calculated by doubling the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over full input signal range.