# **MOTOROLA** SEMICONDUCTOR | **TECHNICAL DATA**

# T-33-15 7-33-13

# **MJ16010A MJH16010A**

Designer's Data Sheet **NPN Silicon Power Transistors** 

# 1 kV Switchmode III Series

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for lineoperated switchmode applications.

Typical Applications:

- Switching Regulators
- Inverters
- Solenoids
- Relay Drivers
- Motor Controls
- Deflection Circuits

Features:

- Collector-Emitter Voltage VCEV = 1000 Vdc
- Fast Turn-Off Times 50 ns Inductive Fall Time - 100°C (Typ) 90 ns Inductive Crossover Time - 100°C (Typ) 900 ns Inductive Storage Time - 100°C (Typ)
- 100°C Performance Specified for: Reverse-Biased SOA with Inductive Load Switching Times with Inductive Loads Saturation Voltages Leakage Currents
- Extended FBSOA Rating Using Ultra-fast Rectifiers
- Extremely High RBSOA Capability

#### **MAXIMUM RATINGS**


Rating	Symbol	MJ16010A MJH16010		Unit
Collector-Emitter Voltage	VCEO	500		Vdc
Collector-Emitter Voltage	VCEV	1000		Vdc
Emitter-Base Voltage	VEB	6		Vdc
Collector Current — Continuous — Peak <sup>(1)</sup>	ICW IC	1 2	Adc	
Base Current — Continuous — Peak <sup>(1)</sup>	I <sub>B</sub> M	10 15		Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 100°C Derate above T <sub>C</sub> = 25°C	PD	175 135 100 54 1 1.09		Watts W/°C
Operating and Storage Junction Temperature Range	TJ, T <sub>stg</sub>	-65 to 200	-55 to 150	°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max		Unit
Thermal Resistance, Junction to Case	ReJC	1	0.92	°C/W
Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	TL	275		°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.

**POWER TRANSISTORS** 15 AMPERES **500 VOLTS** 125 and 175 WATTS





Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

# 

<b>ELECTRICAL</b>	. CHARACTERISTICS	$T_{\rm C} = 2$	25°C unless otherwise noted)
-------------------	-------------------	-----------------	------------------------------

Characteristic	Symbol	Min	Тур	Max	Unit
FF CHARACTERISTICS(1)					
Collector-Emitter Sustaining Voltage (Table 1) (I <sub>C</sub> = 100 mA, I <sub>B</sub> = 0)	VCEO(sus)	500	_	-	Vdc
Collector Cutoff Current (VCEV = 1000 Vdc, VBE(off) = 1.5 Vdc) (VCEV = 1000 Vdc, VBE(off) = 1.5 Vdc, TC = 100°C)	ICEV	<u>-</u>	0.003 0.020	0.15 1.0	mAdc
Collector Cutoff Current (VCE = 1000 Vdc, RBE = 50 Ω, TC = 100°C)	ICER	_	0.020	1.0	mAdc
Emitter Cutoff Current (VEB = 6 Vdc, IC = 0)	IEBO	_	0.005	0.15	mAdc
SECOND BREAKDOWN					
Second Breakdown Collector Current with Base Forward Biased	1 <sub>S/b</sub>	See Figure 14a or 14b			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 15			
ON CHARACTERISTICS(1)					
Collector-Emitter Saturation Voltage (IC = 5 Adc, Ig = 1 Adc) (IC = 10 Adc, Ig = 2 Adc) (IC = 10 Adc, Ig = 2 Adc, TC = 100°C)	VCE(sat)	=	0.25 0.45 0.60	0.7 1 1.5	Vdc
Base-Emitter Saturation Voltage (I <sub>C</sub> = 10 Adc, I <sub>B</sub> = 2 Adc) (I <sub>C</sub> = 10 Adc, I <sub>B</sub> = 2 Adc, T <sub>C</sub> = 100°C)	VBE(sat)	_	1.2 1.2	1.5 1.5	Vdc
DC Current Gain (IC = 15 Adc, VCE = 5 Vdc)	hFE	5	8		-
DYNAMIC CHARACTERISTICS					
Output Capacitance (Vrg = 10 Vdc, Ir = 0, ftest = 1 kHz)	Cob	_	-	400	pF

#### SWITCHING CHARACTERISTICS

inductive Load (Tab	le 1)						
Storage Time		$(T_{J} = 100^{\circ}C) \qquad \qquad t_{SV}$	tsv	_	900	2000	ns
Fall Time			t <sub>fi</sub>		50	250	
Crossover Time	(I <sub>C</sub> = 10 Adc, I <sub>B1</sub> = 1.3 Adc,		t <sub>C</sub>	<u> </u>	90	300	
Storage Time	VBE(off) = 5 Vdc,		t <sub>sv</sub>	_	1100		
Fall Time	V <sub>CE(pk)</sub> = 400 Vdc)	(T <sub>J</sub> = 150°C)	tfi	T -	70 –		
Crossover Time			t <sub>c</sub>		120		
Resistive Load (Tab	le 2)						
Delay Time		1	td	T -	25	100	กร
Rise Time	(Ic = 10 Adc,	(I <sub>B2</sub> = 2.6 Adc.	tr	T	325	600	
Storage Time	V <sub>CC</sub> = 250 Vdc,	$R_{B2}=1.6\Omega)$	ts	_	—     1300     3000       —     175     400	3000	
Fall Time	l <sub>B1</sub> = 1.3 Adc, PW = 30 μs,		tf	T		400	
Storage Time	Duty Cycle ≤ 2%)	(V <sub>BE(off)</sub> = 5 Vdc)	ts		700		
Fall Time		(*82(011) 5 *440)	tf	-	80		

(1) Pulse Test: PW = 300  $\mu$ s, Duty Cycle  $\leq$  2%.

#### TYPICAL STATIC CHARACTERISTICS




Figure 1. DC Current Gain




Figure 2. Collector-Emitter Saturation Region




Figure 3. Collector-Emitter Saturation Region




Figure 4. Base-Emitter Saturation Region





Figure 5. Capacitance

3-768

## TYPICAL INDUCTIVE SWITCHING CHARACTERISTICS






Figure 6. Storage Time




Figure 8. Collector Current Fall Time




Figure 10. Crossover Time






Figure 7. Storage Time




Figure 9. Collector Current Fall Time






Figure 11. Crossover Time

t, TIME Figure 12. Inductive Switching Measurements VBE(off), REVERSE BASE VOLTAGE (VOLTS)

Figure 13, Peak Reverse Base Current

1






3-770


# MJ16010A, MJH16010A

7-33-15 T-33-13

# **GUARANTEED OPERATING AREA INFORMATION**

T-91-01






a. MJ16010A

b. MJH16010A

Figure 14. Maximum Rated Forward Biased Safe Operating Area






Figure 15. Maximum Reverse Biased Safe Operating Area

Figure 16. Power Derating




Figure 17. Switching Safe Operating Area

3-771




Figure 18. Thermal Response

#### SAFE OPERATING AREA INFORMATION

#### **FORWARD BIAS**

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC-VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 14a and 14b is based on  $T_C = 25^{\circ}C$ ; T<sub>J(pk)</sub> is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when T<sub>C</sub> ≥ 25°C. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 14a and 14b may be found at any case temperature by using the appropriate curve on Figure 16.

T<sub>J(pk)</sub> may be calculated from the data in Figure 18. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## **REVERSE BIAS**

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Biased Safe Operating Area and represents the voltagecurrent condition allowable during reverse biased turnoff. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 15 gives the RBSOA characteristics.

#### **SWITCHMODE III DESIGN CONSIDERATIONS**

#### 1. FBSQA -

Allowable dc power dissipation in bipolar power transistors decreases dramatically with increasing collectoremitter voltage. A transistor which safely dissipates 100 watts at 10 volts will typically dissipate less than 10 watts at its rated VCEO(sus). From a power handling point of view, current and voltage are not interchangeable (see Application Note AN875).

#### 2. TURN-ON ---

Safe turn-on load line excursions are bounded by pulsed FBSOA curves. The 10  $\mu s$  curve applies for resistive loads, most capacitive loads, and inductive loads that are clamped by standard or fast recovery rectifiers. Similarly, the 100 ns curve applies to inductive loads which are clamped by ultra-fast recovery rectifiers, and are valid for turn-on crossover times less than 100 ns (see Application Note AN952).

At voltages above 75% of VCEO(sus), it is essential to provide the transistor with an adequate amount of base drive VERY RAPIDLY at turn-on. More specifically, safe operation according to the curves is dependent upon base current rise time being less than collector current rise time. As a general rule, a base drive compliance voltage in excess of 10 volts is required to meet this condition (see Application Note AN875).

#### 3. TURN-OFF -

A bipolar transistor's ability to withstand turn-off stress is dependent upon its forward base drive. Gross overdrive violates the RBSOA curve and risks transistor failure. For this reason, circuits which use fixed base drive are often more likely to fail at light loads due to heavy overdrive (see Application Note AN875).

# MJ16010A, MJH16010A

T-33-15 T-33-13 T-91-01

# SWITCHMODE III DESIGN CONSIDERATIONS (Cont.)

# 4. OPERATION ABOVE VCEO(sus) —

When bipolars are operated above collector-emitter breakdown, base drive is crucial. A rapid application of adequate forward base current is needed for safe turnon, as is a stiff negative bias needed for safe turn-off. Any hiccup in the base-drive circuitry that even momemtarily violates either of these conditions will likely cause the transistor to fail. Therefore, it is important to design the driver so that its output is negative in the absence of anything but a clean crisp input signal (see Application Note AN952).

#### 5. RBSOA -

Reverse Biased Safe Operating Area has a first order dependency on circuit configuration and drive parameters. The RBSOA curves in this data sheet are valid only for the conditions specified. For a comparison of RBSOA results in several types of circuits (see Application Note AN951).


#### 6. DESIGN SAMPLES -

Transistor parameters tend to vary much more from wafer lot to wafer lot, over long periods of time, than from one device to the next in the same wafer lot. For design evaluation it is advisable to use transistors from several different date codes.

### 7. BAKER CLAMPS ---

Many unanticipated pitfalls can be avoided by using Baker Clamps. MUR105 and MUR1100 diodes are recommended for base drives less than 1 amp. Similarly, MUR405 and MUR4100 types are well-suited for higher drive requirements (see Article Reprint AR131).

#### **OUTLINE DIMENSIONS**



1